Edge Detection in FPGA using Sobel Operator
Edge Detection in FPGA using Sobel Operator

Hardware Target Specifications: Xilinx Spartan 3 XC3S400

     

The target device we are using here is the Spartan3 XC3S400 Device (TQ144 Package) Speed -4

Summary of Spartan-3 FPGA Attributes

DeviceSystem Gates Equivalent Logic Cells RowsColumns Total CLBs Total Slices Distributed RAM BitsBlock RAM BitsDedicated Multipliers DCMs Maximum User I/O Maximum Differential I/O Paris
XC3S5050K1,728161219276812K72K4212456
XC3S200200K4,32024204801,92030K216K12417376
XC3S400400K8,06432288963,58456K288K164264116
XC3S10001000K17,28048401,9207,680120K432K244391175
XC3S15001500K29,95264523,32813,312208K576K324487221
XC3S20002000K46,08080645,12020,480320K720K404565270
XC3S40004000K62,20896726,91227,648432K1,728K964633300
XC3S50005000K74,880104808,32033,280520K1,872K1044633300


Tags: Xilinx , Spartan 3 , XC3S400 , FPGA ,
Tag Cloud 74LS33 74LS641 Architecture BMP BMP Linux Canny Circuit DB25 Device Utilization Digital Image Processing Edge Detection FPGA Fedora GCC Image Manipulation Imtools JPEG Laplacian Linux Memory Modules Octal Transciever OpenGL PC Interface PNG Parallel Port Prewitt RAM Roberts Sobel Spartan 3 System Ubuntu VLSI Verilog XC3S400 Xilinx libjpeg libpng